



Key NAND Flash Memory
Design Intellectual Property
Report No. FI-NFL-IPD-0709

By:
Luca Crippa

July 2009

© 2009 Forward Insights. All Rights Reserved. Reproduction and distribution of this publication in any form in whole or in part without prior written permission is prohibited. The information contained herein has been obtained from sources believed to be reliable. Forward Insights does not guarantee the accuracy, validity, completeness or adequacy of such information. Forward Insights will not be liable for any damages or injuries arising from the use of such information including, without limitation, errors, omissions or inadequacies in the information contained herein or for the interpretation thereof. The opinions expressed herein are subject to change without notice.

U.S. Patent No.	72
Floating Gate-Floating Gate Noise Coupling Reduction and Background Pattern Dependency.....	74
U.S. Patent No.	74
U.S. Patent No.	74
U.S. Patent Application No.	76
U.S. Patent Application No.....	77
U.S. Patent No.	77
U.S. Patent No.	79
U.S. Patent No.	79
Sensing and Page Buffer Improvements.....	80
U.S. Patent No.	80
U.S. Patent No.	85
Negative Threshold Sensing.....	88
U.S. Patent No.	88
U.S. Patent No.	88
Program Disturb.....	115
U.S. Patent No.	116
U.S. Patent No.	117
U.S. Patent No.	118
U.S. Patent No.	118
U.S. Patent No.	118
U.S. Patent No.	119
U.S. Patent No.	119
U.S. Patent No.	120
U.S. Patent No.	120
U.S. Patent Application No.....	120
U.S. Patent Application No.....	121
Temperature Compensation	122
U.S. Patent No.	125
U.S. Patent No.	127
U.S. Patent No.	130
U.S. Patent No.	133

High Voltage Switch	135
U.S. Patent No.	137
U.S. Patent No.	138
U.S. Patent No.	138
U.S. Patent No.	140
Charge Pumps	143
U.S. Patent No.	143
U.S. Patent No.	143
U.S. Patent No.	143
Coding Schemes and Error Correction Codes	147
U.S. Patent No.	147
U.S. Patent Application No.....	147
U.S. Patent Application No.....	148
U.S. Patent Application No.....	148
U.S. Patent No.	148
U.S. Patent Application No.....	149
U.S. Patent No.	149
U.S. Patent No. .149	
U.S. Patent Application No.....	150
REFERENCES	151
ABOUT THE AUTHOR.....	CLII
ABOUT FORWARD INSIGHTS	CLIII
Services	cliii
Contact	cliii

List of Figures

Figure 1	9
Figure 2	10
Figure 3	11
Figure 4	12
Figure 5	15
Figure 6	20
Figure 7	21
Figure 8	23
Figure 9	24
Figure 10	25
Figure 11	27
Figure 12	28
Figure 13	29
Figure 14	31
Figure 15	33
Figure 16	34
Figure 17	35
Figure 18	37
Figure 19	45
Figure 21	46
Figure 23	51
Figure 24	53
Figure 25	54
Figure 26	55
Figure 27	55
Figure 28	56
Figure 29	57
Figure 30	60
Figure 31	61
Figure 32	62
Figure 33	63
Figure 34	66
Figure 35	68
Figure 36	70
Figure 37	71
Figure 38	75
Figure 39	75
Figure 41	80
Figure 42	84
Figure 43	86
Figure 44	87
Figure 45	94
Figure 46	96
Figure 47	98
Figure 48	99


Figure 49	100
Figure 50	102
Figure 51	103
Figure 52	106
Figure 53	107
Figure 54	108
Figure 55	110
Figure 56	112
Figure 57	113
Figure 58	115
Figure 59	117
Figure 60	119
Figure 61	126
Figure 62	126
Figure 63	127
Figure 64	129
Figure 65	130
Figure 66	130
Figure 67	131
Figure 68	132
Figure 69	133
Figure 70	135
Figure 71	135
Figure 72	136
Figure 73	137
Figure 74	137
Figure 75	140
Figure 76	142
Figure 77	145
Figure 78	146
Figure 79	147
Figure 80	149
Figure 81	150
Figure 82	152

Key NAND Flash Intellectual Property

Sensing Architecture for Multi-state Memories

Figure 5 illustrates the most important contributors affecting the width of a programmed distribution. It is clear that in a multistate memory (3-4 bit/cells), it is important to reduce each single contributor otherwise there will be not enough space for all the seven (3bit/cell) or fifteen (4bit/cell) distributions inside the threshold voltage window.

Figure 5 NAND programmed distribution width: Contributors



The following is a collection of the most relevant and innovative patents, starting from the xxxxxxxx that replaced xxxxxxxx.

The advantages are explained in the next four patents: they differ from each other only for the claims (this is the reason why they are grouped in one analysis), strictly related to the patent's title.

They are fundamental from the point of view of design architecture and introduce the concept of
XXXXXXXXXXXXXXXXXXXXX.

U.S. Patent No. XXXXXXXXXXXXX

U.S. Patent No. XXXXXXXXXXXXX

U.S. Patent No. XXXXXXXXXXXXX

U.S. Patent No. XXXXXXXXXXXXX

Inventors: XXXXXXXXXXXXX

Assignee: XXXXXXXXXXXXX

Analysis

These patents contain the novel concept of the XXXXXXXX, sensing and program, and the source bias error reduction algorithm. It is important to note, as claimed in Patent No. XXXXXXXX the wide spectrum of memory covered under these patents: EEPROM NROM and Flash EEPROM, NAND/NOR architecture with floating gate or charge trapping cells type.

The patents are generic concepts relatively easy to implement and applicable to different non-volatile memories. No prior art is present for XXXXXXXX. It is not easy to find a workaround on these patents. The major claims are related to:

- XXXXXX biasing independent of time
- XXXXXXXX at XXXXXXXX
- XXXXXXXX
- generic algorithm for XXXXXXXX
- use of a dedicated XXXXXXXX inside XXXXXXXX for XXXXXXXX

XXXXXXXX is mandatory for a competitive a multistate memory - the advantages are enormous compared to the XXXXXXXX architecture and is primarily implemented in the latest multistate XXXXXX NAND memory generations:

- XXXXXXXX
- XXXXXXXX
- XXXXXXXX

About the Author

Luca Crippa is Senior Technical Analyst for Design Architecture. Luca has more than 10 years of experience in **MLC flash memory design**. Previously, he was Senior Designer for 48nm floating gate and 36nm floating gate NAND flash memories at Qimonda AG as well as 90nm and 60nm MLC NAND flash products at STMicroelectronics.

He was instrumental in the development of 64Mb, 128Mb and 256Mb MLC NOR flash products at STMicroelectronics and is the author/co-author of 20 U.S. patents and the book *Memories in Wireless Systems* (Springer-Verlag ed., 2008).

Luca received his Bachelors degree at ITIS G. Marconi, Dalmine, Italy in 1992 and a Masters degree in Electronic Engineering at the Politecnico of Milan in 1999. His thesis topic was *Analog circuits design for Multilevel Flash Memory*.

About Forward Insights

Forward Insights provides independent, insightful market research, consulting and information services focusing on semiconductor memories and solid state storage. The company offers unparalleled depth and understanding of the strategic, market and technical complexities of the semiconductor memory landscape.

Services

Forward Insights offers a unique and comprehensive strategic, financial, market and technical perspective on the semiconductor memory industry. The professional services offered include:

- Strategy Consulting
- Financial & Cost Analysis
- Market Forecasts
- Technology Analysis
- Competitive Analysis
- Surveys
- Training
- Custom projects

Contact

12 Appian Dr.
North York, Ontario
Canada M2J 2P6
Tel.: +1-408-565-8207
E-mail: greg@forward-insights.com



Forward Thinking

www.forward-insights.com

Mission

“Unique and strategic perspectives on semiconductor memories, emerging memory technologies and solid state storage”



Forward Thinking

www.forward-insights.com

Industry Professionals, Industry Expertise

Forward Insights has the most talented and experienced team of experts covering semiconductor memories, emerging memory technologies and solid state storage. Unlike most other research firms, all of our analysts come with years of relevant industry experience and contacts.

Forward Insights is the only firm that can offer in-depth technical insights and analyses in addition to market insights.